

Partner Search Form FP7 - SPACE



			-		
	Date 2009	10 07		Deadline	jjjj mm dd
CONTACT					
Organisation	University of Applied Sc Northwestern Switzerlar	University of Applied Sciences		Institute of Microelectronics	
Contact person	Alex Huber		Male/female	male	
Address	Steinackerstrasse 1	Steinackerstrasse 1		alex.huber@fhnw.ch	
Postcode	5210	5210		+41 56 462 4615	
City	Windisch	Windisch		http://www.en.fhnw.ch/ime	
Country	Switzerland	Switzerland			
TOPIC OF WP ¹	e European Framework Prog				
Title: Space Technologies ASICs for space applicationsNumber: SPA.2010.2.2-01					
Project type	Large-scale integrating collaborative project	scale	or medium- focused rch collaborat. t	⊠ Targeted to SMEs	Other (Marie Curie Actions, ERA-NET)
	Coordination and Support Action	Netwo Excell		Research for the benefit of SMEs	
Call references	⊠ 3 rd call SPACE				

Intended contribution to research topic :

- Development of very high speed (1–10 Gbit/s) links and networks for components/units interconnections.
- Development and validation of high speed European ADC/DAC
- Development of radiation hard, long life-time libraries for commercial DSM, definition of "platform ASIC architecture" ASIC technology including High Speed Serial Link (as hard macro and standalone chip).

 Coding, encryption, decryption, equalization, pre-distortion, synchronization

¹ For details and description of research topics, please visit <u>http://cordis.europa.eu/fp7/</u>





key competences (beyond state of the art)	 design of CMOS and InP ASIC circuits running at frequencies of 40 GHz+ design of SIGMA/DELTA converters and systems design of analogue and digital filters incl. adaptive filters
references /patents	 "A 5.75 to 44 Gb/s Quarter Rate CDR With Data Rate Selection in 90 nm Bulk CMOS", IEEE Journal of Solid-State Circuits, Vol. 44, No. 7, pp. 1927–1941, Jul. 2009 and European Solid-State Circuits Conference, 15.–19. Sep. 2008, Edinburgh "A 300 Hz 19b DR Capacitive Accelerometer Based on a Versatile Front End in a 5th-Order Delta Sigma Loop", to be presented at European Solid-State Circuits Conference, 14.–18. Sep. 2009, Athens
Keywords ²	ASIC, high-speed, serial interface, deep submicron, FPGA
Partners to be involved	

Profile of SME / partner sought

Role	I technology development	research	training
	dissemination	demonstration	other
Country /region			
Complementary expertise identified or suggested	System integrationCMOS technology provider		

I agree with the publication of my contact data: ⊠ YES □ NO

PLEASE FILL IN THE PARTNER SEARCH FORM AND RETURN IT TO:

Marion Tobler, NCP Space, Euresearch: marion.tobler@euresearch.ch

² In accordance with the work program